NXP Semiconductors /MIMXRT1062 /USDHC1 /MIX_CTRL

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as MIX_CTRL

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (DMAEN_0)DMAEN 0 (BCEN_0)BCEN 0 (AC12EN_0)AC12EN 0 (DDR_EN)DDR_EN 0 (DTDSEL_0)DTDSEL 0 (MSBSEL_0)MSBSEL 0 (NIBBLE_POS)NIBBLE_POS 0 (AC23EN)AC23EN 0 (EXE_TUNE_0)EXE_TUNE 0 (SMP_CLK_SEL_0)SMP_CLK_SEL 0 (AUTO_TUNE_EN_0)AUTO_TUNE_EN 0 (FBCLK_SEL_0)FBCLK_SEL

BCEN=BCEN_0, EXE_TUNE=EXE_TUNE_0, DTDSEL=DTDSEL_0, DMAEN=DMAEN_0, SMP_CLK_SEL=SMP_CLK_SEL_0, FBCLK_SEL=FBCLK_SEL_0, MSBSEL=MSBSEL_0, AUTO_TUNE_EN=AUTO_TUNE_EN_0, AC12EN=AC12EN_0

Description

Mixer Control

Fields

DMAEN

DMA Enable

0 (DMAEN_0): Disable

1 (DMAEN_1): Enable

BCEN

Block Count Enable

0 (BCEN_0): Disable

1 (BCEN_1): Enable

AC12EN

Auto CMD12 Enable

0 (AC12EN_0): Disable

1 (AC12EN_1): Enable

DDR_EN

Dual Data Rate mode selection

DTDSEL

Data Transfer Direction Select

0 (DTDSEL_0): Write (Host to Card)

1 (DTDSEL_1): Read (Card to Host)

MSBSEL

Multi / Single Block Select

0 (MSBSEL_0): Single Block

1 (MSBSEL_1): Multiple Blocks

NIBBLE_POS

NIBBLE_POS

AC23EN

Auto CMD23 Enable

EXE_TUNE

Execute Tuning: (Only used for SD3.0, SDR104 mode and EMMC HS200 mode)

0 (EXE_TUNE_0): Not Tuned or Tuning Completed

1 (EXE_TUNE_1): Execute Tuning

SMP_CLK_SEL

SMP_CLK_SEL

0 (SMP_CLK_SEL_0): Fixed clock is used to sample data / cmd

1 (SMP_CLK_SEL_1): Tuned clock is used to sample data / cmd

AUTO_TUNE_EN

Auto Tuning Enable (Only used for SD3.0, SDR104 mode and and EMMC HS200 mode)

0 (AUTO_TUNE_EN_0): Disable auto tuning

1 (AUTO_TUNE_EN_1): Enable auto tuning

FBCLK_SEL

Feedback Clock Source Selection (Only used for SD3.0, SDR104 mode and EMMC HS200 mode)

0 (FBCLK_SEL_0): Feedback clock comes from the loopback CLK

1 (FBCLK_SEL_1): Feedback clock comes from the ipp_card_clk_out

Links

() ()